A compact 12-bit DAC with novel bias scheme

نویسندگان

  • Fang-Ting Chou
  • Chung-Chih Hung
چکیده

A compact and low-power design of a 12-bit binary-weighted current-steering DAC is presented. Instead of 4096 unit current cells, the proposed design uses 192 unit current sources with two reference currents. The silicon area of the generation circuit of two reference currents is very compact as well. The area of the total current source arrays is smaller than four times the area of 6-bit current source arrays, which has significantly reduced the dimension of the analog part of a conventional 12-bit DAC. The proposed DAC achieves 400MS/s update rate and consumes 38.7mW from single 1.8V supply.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme

This paper presents a self-test self-correction scheme for segmented current steering (CS) DACs. Prior art is critically analyzed. The new scheme improves the DAC linearity by improving the accuracy of the thermometer current sources. The algorithm, which controls the scheme, is described in details. A 12-bit CS DAC, with 6-6 segmentation, is implemented using the new scheme and algorithm. The ...

متن کامل

Improving adaptive resolution of analog to digital converters using least squares mean method

This paper presents an adaptive digital resolution improvement method for extrapolating and recursive analog-to-digital converters (ADCs). The presented adaptively enhanced ADC (AE-ADC) digitally estimates the digital equivalent of the input signal by utilizing an adaptive digital filter (ADF). The least mean squares (LMS) algorithm also determines the coefficients of the ADF block. In this sch...

متن کامل

A Current-Steering DAC Architecture with Novel Switching Scheme for GPON Burst-Mode Laser Drivers

This paper describes a current-steering Digital-to-Analog Converter (IDAC) architecture with a novel switching scheme, designed for GPON Burst Mode Laser Drivers (BMLD) and realized in a 0.35 μm SiGe BiCMOS technology with 3.3 V power supply. The (4+6) segmented architecture of the proposed 10-bit IDAC is optimized for minimum DNL (Differential Nonlinearity). It combines a 4-bit MSBs (Most Sign...

متن کامل

A 16-channel Neural Stimulator IC with DAC Sharing Scheme for Artificial Retinal Prostheses

The neural stimulators have been employed to the visual prostheses system based on the functional electrical stimulation (FES). Due to the size limitation of the implantable device, the smaller area of the unit current driver pixel is highly desired for higher resolution current stimulation system. This paper presents a 16-channel compact current-mode neural stimulator IC with digital to analog...

متن کامل

A Direct Digital Frequency Synthesizer With Fourth-Order Phase Domain Noise Shaper and 12-bit Current-Steering DAC

This paper presents a direct digital frequency synthesizer (DDFS) with a 16-bit accumulator, a fourth-order phase domain single-stage interpolator, and a 300-MS/s 12-bit current-steering DAC based on the Q2 Random Walk switching scheme. The interpolator is used to reduce the phase truncation error and the ROM size. The implemented fourth-order single-stage noise shaper reduces the effective pha...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEICE Electronic Express

دوره 11  شماره 

صفحات  -

تاریخ انتشار 2014